

Please type a plus sign (+) inside this box →

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

JIC525 U.S. PTO
1/14/00

**UTILITY
PATENT APPLICATION
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.		TI-2836
First Named Inventor or Application Identifier		Gary L. Swoboda
Title	Emulation System With Peripherals Recording Emulation Frame When Stop Generated	
Express Mail Label No.		EL360243665

APPLICATION ELEMENTS

See MPEP Chapter 600 concerning utility patent application contents

1. *Fee Transmittal Form (e.g., PTO/SB/17)
(Submit an original, and a duplicate for fee processing)

2. Specification [Total Pages **32**]

- Descriptive title of the Invention
- Cross References to Related Applications
- Statement Regarding Fed sponsored R&D
- Reference to Microfiche Appendix
- Background of the Invention
- Brief Summary of the Invention
- Brief Description of the Drawings (if filed)
- Detailed Description
- Claim(s)
- Abstract of the Disclosure

3. Drawing(s) (35 USC d113) [Total Sheets **3**]

4. Oath or Declaration [Total Pages **1**]

- a. Newly Executed (original or copy)
b. Copy from a prior application (37 CFR §1.63(d))
(for continuation/divisional with Box 17 completed)

[Note Box 5 below]

- i. **DELETION OF INVENTOR(S)**
Signed statement attached deleting inventor(s)
named in the prior application,
see 37 CFR §1.63(d)(2) and 1.33(b)

- 5 Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of
the oath or declaration is supplied under Box 4b, is considered as
being part of the disclosure of the accompanying application and is
hereby incorporated by reference therein

ADDRESS TO:Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

6. Microfiche Computer Program (Appendix)

7. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)

- a. Computer Readable Copy

- b. Paper Copy (identical to computer copy)

- c. Statement verifying identical of above copies

ACCOMPANYING APPLICATION PARTS

8. Assignment Papers (cover sheet & Documents(s))

9. 37 CFR §3.73(b) Statement
(when there is an assignee) Power of Attorney

10. English Translation Document (if applicable)

11. Information Disclosure Statement (IDS)/PTO-1449 Copies of IDS Citations

12. Preliminary Amendment

13. Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)

14. *Small Entity Statement(s) Statement filed in prior application
(PTO/SB/09-12) Status still proper and desired

15. Certified Copy of Priority Document(s)
if foreign priority is claimed

16. Other

*A new statement is required to be entitled to pay small entity fees, except
where one has been filed in a prior application and is being relied upon

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information below and in a preliminary amendment:

 Continuation Divisional Continuation-in-part (CIP)

of prior application No: / .


Prior application information: Examiner _____

Group / Art Unit: _____

18. CORRESPONDENCE ADDRESS

Customer Number or Bar Code Label/
(Insert Customer No. or Attach bar code label here) Correspondence address below

NAME	Robert D. Marshall, Jr. Texas Instruments Incorporated		
ADDRESS	P.O. Box 655474, MS 3999		
CITY	Dallas	STATE	TX
COUNTRY	USA	TELEPHONE	972-917-5290
ZIP CODE	75265		
FAX	972-917-4418		

Name (Print/Type)	Robert D. Marshall, Jr.	Registration No. (Attorney/Agent)	28,527
Signature			Date
			January 14, 2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

JIC525 U.S. PTO
09/481853
01/14/00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of: TI-28936
Gary L. Swoboda

Serial No:


Filed: January 14, 2000
For: Emulation System With Peripherals Recording Emulation Frame
When Stop Generated

PRELIMINARY AMENDMENT

Ass't Commissioner for Patents
Washington, DC 20231

Dear Sir:

09481853-044606
EXPRESS MAILING" Mailing Label No. **EL360243665**. Date of Deposit: **January 14, 2000**. I hereby certify that this paper is being deposited with the U.S. Postal Service Express Mail Post Office to Addressee Service under 37 CFR 1.10 on the date shown above and is addressed to: Ass't Commissioner for Patents, Washington, D.C. 20231.


Robin E. Barnum

Please amend the specification by inserting before the first line, the following sentence:

--This application claims priority under 35 USC §119(e)(1) of Provisional Application Number 60/120,810, filed February 19, 1999.--

Respectfully submitted,



Robert D. Marshall, Jr.
Attorney for Applicant
Reg. No. 28,527

Texas Instruments Incorporated
P.O. Box 655474, MS 3999
Dallas, TX 75265
(972) 917-5290

INVENTOR INFORMATION

Inventor One Given Name:: Gary L.
Family Name:: Swoboda
Postal Address Line One:: 4435 Balboa Drive
City:: Sugarland
State or Province:: Texas
Country:: USA
Postal or Zip Code:: 77479-2130
Citizenship Country:: US

CORRESPONDENCE INFORMATION

Name Line One:: Robert D. Marshall, Jr.
Name Line Two:: Texas Instruments Incorporated
Address Line One:: P.O. Box 655474, MS 3999
City:: Dallas
State or Province:: TX
Country:: USA
Postal or Zip Code:: 75265
Telephone One:: 972-917-5290
Fax One:: 972-917-4418
Electronic Mail One:: r-marshall2@ti.com

APPLICATION INFORMATION

Title Line One:: Emulation System With Peripherals Recording
Title Line Two:: Emulation Frame When Stop Generated
Total Drawing Sheets:: 3
Formal Drawings?:: Yes
Application Type:: Utility
Docket Number:: TI-28936
Secrecy Order in Parent Appl.?:: No

REPRESENTATIVE INFORMATION

Registration Number One:: 28527

CONTINUITY INFORMATION

This application is a:: NONPROVISIONAL OF
> Application One:: 60/120,810
Filing Date:: 02-19-1999

Source:: PrintEFS Version 1.0

TI-28936

2/19/99

EMULATION SYSTEM WITH PERIPHERALS RECORDING
EMULATION FRAME WHEN STOP GENERATED

Gary Swoboda

CITATION OF RELATED APPLICATIONS

This application is related to co-assigned applications all of which are incorporated herein by reference:

- Serial Number 09/154,385 entitled "METHOD OF INITIALIZING
5 A CPU CORE FOR EMULATION" filed September 16, 1998; and
the following contemporaneously filed applications:
Serial Number _____ (TI-28928P), entitled "EMULATION
SUSPEND MODE WITH DIFFERING RESPONSE TO DIFFERING CLASSES OF
INTERRUPTS";
10 Serial Number _____ (TI-28929P), entitled "EMULATION
SUSPENSION MODE WITH Debug suspend MODE EXTENSION";
Serial Number _____ (TI-28930P), entitled "EMULATION
SUSPEND MODE HANDLING MULTIPLE STOPS AND STARTS";
Serial Number _____ (TI-28931P), entitled "EMULATION
15 SUSPEND MODE WITH FRAME CONTROLLED RESOURCE ACCESS ";
Serial Number _____ (TI-28932P), entitled "EMULATION
SUSPEND MODE WITH INSTRUCTION JAMMING";
Serial Number _____ (TI-28933P), entitled "SOFTWARE
EMULATION MONITOR EMPLOYED WITH HARDWARE SUSPEND MODE";
20 Serial Number _____ (TI-28934P), entitled "EMULATION
SYSTEM WITH SEARCH AND IDENTIFICATION OF OPTIONAL EMULATION
PERIPHERALS";
Serial Number _____ (TI-28935P), entitled "EMULATION
SYSTEM WITH PERIPHERALS RECORDING EMULATION FRAME WHEN Debug
25 suspend GENERATED"; and
Serial Number _____ (TI-28937P) entitled "EMULATION
SYSTEM EMPLOYING SERIAL TEST PORT AND ALTERNATIVE DATA
TRANSFER PROTOCOL."

TECHNICAL FIELD OF THE INVENTION

The technical field of this invention is complex integrated circuits including embedded digital processor cores and more particularly in circuit emulation of integrated 5 circuits with embedded digital processor cores.

BACKGROUND OF THE INVENTION

Programmable digital processors such as microprocessors and digital signal processors have become very complex machines. Testing these programmable digital processors has 10 also become complex task. It is now common for semiconductor manufactures to build single integrated circuit programmable digital processors with millions of transistors. The current trend is to devote many of these transistors to on-chip cache memories. Even so, the number of logic circuits and their 15 complex relationships makes testing such integrated circuits an increasingly difficult task.

A trend in electronics makes this testing problem more difficult. Single integrated circuit programmable digital processors are becoming more and more of the electronics of 20 many end products. A single integrated circuit used in this way typically includes a programmable digital processor, read only memory storing the base program, read/write memory for operation and a set of peripherals selected for the particular product. This trend is known as system level integration. In 25 the ultimate system level integration, all the electronics are embodied in a single integrated circuit. This level of integration is now achieved in electronic calculators. Many electronic calculators consist of a single integrated circuit,

a keyboard, a display, the battery or solar panel power source and a plastic case. Such integration provides less "visibility" into the operation of the programmable digital signal processor. Because the address and data busses of the 5 digital processor are no longer brought out the device pins, it is more difficult to determine the behavior of the embedded processor from external connections.

Another trend in electronics makes this testing problem more difficult. Many new product applications require 10 differing types of processing. Often control processes and user interface processes are better handled with a different programmable digital processor than digital signal processes. An example is wireless telephones. Many coding/decoding and filtering tasks are best handled by a digital signal processor 15 (DSP). Other tasks such as dialing, controlling user inputs and outputs are best handled by microprocessors such as a RISC (Reduced Instruction Set Computer) processor. There is a trend for a system integrated circuit to include both a RISC processor and a DSP. These two processors will typically 20 operate independently and employ differing instruction set architectures. Thus there may be more than one programmable digital processor on a single integrated circuit, each having limited visibility via the device pins.

Another problem is product emulation when employing these 25 programmable digital processors. Product development and debugging is best handled with an emulation circuit closely corresponding to the actual integrated circuit to be employed in the final product. In circuit emulation (ICE) is in response to this need. An integrated circuit with ICE includes 30 auxiliary circuit not needed in the operating product included solely to enhance emulation visibility. In the typical system level integration circuit, these emulation circuits use only

a very small fraction of the number of transistors employed in operating circuits. Thus it is feasible to include ICE circuits in all integrated circuits manufactured. Since every integrated circuit can be used for emulation, inventory and manufacturing need not differ between a normal product and an emulation enhanced product.

As a result of these trends there is a need in the art for integrated circuits which are easier to test and easier to emulate.

DRAFT RELEASED ON 04-01-2001

SUMMARY OF THE INVENTION

This invention is in-circuit-emulation of an integrated circuit including a digital data processor capable of executing program instructions. A first debug event is 5 detected during normal program execution. This causes the in-circuit-emulation to suspend program execution except for real time interrupts. A debug frame counter increments on each interrupt and decrements on each return from interrupt. If a debug event is detected during an interrupt service 10 routine, that interrupt service routine is suspended and the count of the debug frame counter is stored. Execution of other interrupt service routines in response to corresponding interrupts is still permitted. The integrated circuit includes plural debug event detectors and the debug frame count is 15 stored at the detector detecting a debug event during an interrupt service routine. This permits a determination of the order of interrupts triggering debug events by reading the stored debug frame count from each debug event detector.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other aspects of this invention are illustrated in the drawings, in which:

Figure 1 illustrates the environment of the debugging system of this invention which is known in the art;

Figure 2 illustrates the known 14-pin JTAG header used to interface the target system to the access adapter;

Figure 3 illustrates an emulation level view of the target system;

Figure 4 illustrates an electrical connection view of the coupling between the access adapter and the target system;

Figure 5 illustrates the possible operation states in the debugging environment of the preferred embodiment of this invention;

Figure 6 illustrates the inputs and outputs of the debug frame counter; and

Figure 7 illustrates in greater detail circuits located on each megamodule concerned with emulation.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Figure 1 illustrates the environment of the debugging system of this invention. This environment connects high level debugging software executing on a debug host computer 1 to a low level debug interface supported by the target system 3. In this invention the target system 3 may include more than one programmable digital processor and possibly more than one such programmable digital processor on a single integrated circuit. In this application the term programmable digital processor is meant to encompass devices commonly known as microprocessors, microcontrollers and digital signal processors. The target system 3 provides a standard interface to the access adapter 2.

Debug host computer 1 consists of a computer, for example a PC, running a CPU core specific software debugger as one of its tasks. The debug host computer 1 allows the user to issue high level commands such as setting breakpoint, single stepping the programmable digital processor in target system 3 and displaying the contents of a memory range.

Access adapter 2 is a combination of hardware and software that connects the debug host computer 1 to target system 3. Access adapter 2 utilizes one or more hardware interfaces and/or protocols to convert messages created by user interface commands of debug host computer 1 into debug commands operable on target system 3. Access adapter 2 can be either loosely coupled or tightly coupled to the debug host computer 1. In the case of a PC host computer, access adapter 3 can be an XDS 510 scan controller attached directly to the PC bus. This implements a tightly coupled configuration requiring the PC to perform even the lowest level actions necessary to manage debug activity. In loosely coupled

configurations, debug host computer 1 CPU communicates with another processor over a high bandwidth interface such as a SCSI, LAN or other interface. An example of this is a XDS 510WS controller connected to the target system debug 5 interface and to the PC through a SCSI port. In this case access adapter 2 is a debug subsystem manager and handles the detailed manipulation of the target debug capability, and debug host computer 1 send high level commands to the debug subsystem. Access adapter 2 returns data and error conditions 10 to debug host computer 1. Current PC operating systems may not be able to service the low level debug requirements continuously. Thus it may be advantageous to partition the problem into the display and user interface and control sections.

15 The target system 3 contains one or more programmable digital processor cores. The programmable digital processor core(s) contain hardware designed explicitly to ease debugging. This special hardware of target system 3 is the lowest element of the system debug environment 10. The 20 programmable digital processor core debug facilities allow the user to control the program execution, examine or change system memory, core CPU resources in real-time.

The interface of access adapter 2 to target system 3 is preferably an extension to the IEEE 1149.1 (JTAG) test 25 standard. The JTAG standard includes 5 primary signals known as nTRST, TCK, TMS, TDI, and TDO. The JTAG standard typically employs three additional signals Test Clock Out (TCKO), the target supply (Vdd) and ground (GND). The preferred embodiment of this invention also employs the two extension signals nET1 30 and nET0. Table 1 lists these signals, states whether the signal is an input, an output or both, and gives the descriptive name of the signal.

Pin	Type Input/Output	Description
nTRST	I	Test Logic Reset Not
TCK	I	Test Clock
TMS	I	Test Mode Select
TDI	I	Test Data Input
TDO	O	Test Data Output
TCKO	O	Test Clock Out
PD (Vdd)	I	Target Power Supply
GND	I/O	Ground
NET1	I/O	Emulation and Test 1 Not
NET0	I/O	Emulation and Test 0 Not

Table 1

The signal nTRST is called Test Logic Reset Not. A low applied to this pin causes all test and debug logic in the target device to be reset along with the IEEE 1149.1 interface.

The signal TCK is called Test Clock. This signal is used to drive the IEEE 1149.1 state machine and logic. The same TCK supplied to the target device is supplied to this pin.

The signal TMS is called Test Mode Select. This signal directs the next state of the IEEE 1149.1 test access port state machine.

The signal TDI is called Test Data Input. This signal is the scan data input to the target device.

The signal TDO is called Test Data Output. This signal is the scan data output of the target device.

Figure 2 illustrates a 14-pin JTAG header used to interface target system 3 to access adapter 2. The JTAG header requires three additional pins. and further includes two extension pins. The signal TCKO is called Test Clock Out. This signal is a test clock supplied by the scan controller to the target system. This test clock can be used as the system TCK source, or it can be ignored with the TCK source being

generated by the target system. In many target systems, TCKO is simply connected to TCK and used as the test clock. The PD(Vdd) is called the Target Power Supply. This is used as a power detect input to access adapter 2. The JTAG header also 5 includes ground connections.

The preferred embodiment of this invention includes an extension to the JTAG interface. Two pins nET0 and nET1 serve as a two pin trigger channel function. This function supplements the serial access capability of the standard 10 interface with continuous monitoring of device activity. The two added pins create debug and test capabilities that cannot be created with the standard interface. The nET0 signal is called Emulation and Test 0 Not. This signal helps create a trigger to channel zero. Similarly, the nET1 signal is called 15 Emulation and Test 0 Not. This signal helps create a trigger to channel one. These channels will be further explained below.

Figure 3 illustrates an emulation level view of target 20 system 3. Target system 3 may include plural devices 11, 13 and 15. Figure 3 illustrates details of example device 13 which includes plural megamodules 21, 23 and 25. Figure 3 illustrates details of example megamodules 23. Example 25 megamodule 23 includes debug and test control unit 30 and plural device domains. These device domains include central processing unit (CPU) core 31, analysis unit 33, memory 35 and debug/test direct memory access (DT_DMA) unit 37.

Debug and test control unit 30 contains the IEEE 30 interface. It provides a bridge between the Extended IEEE Interface and the debug and test capability distributed through the domains. Debug and test control unit 30 can independently control by the domains 31, 33, 35 and 37. In other words, one or more domains can be scanned or controlled

while other domains continue operate in their normal functional way.

Figure 4 illustrates an electrical connection view of the coupling between access adapter 2 and target system 3. Figure 5 4 shows the connections of the of the various signals of the JTAG header 5 illustrated in Figure 2. All these signals are connected to scan controller 41. The signals nTRST, TCK and TMS are connected to two example megamodules 31 and 33. Figure 4 illustrates the optional connection of TCKO to the target system clock SYSCLK. The scan input TDI connects to a scan input of megamodule 31. The scan output of megamodule 31 supplies the scan input of megamodule 33. The scan output of meg module 33 supplies the scan output TDO. The two extension signals nET0 and nET1 control meg modules 31 and 33 via merge unit 32. These extension signals are monitored by test equipment 43.

The debugging environment illustrated in Figures 1 to 4 permit the user to control application execution by any programmable digital processor of target system 3. Typical 20 control processes include: keyboard directives such as run, halt and step; software breakpoint using op-code replacement; internal analysis breakpoint specified program counter or watchpoints specified by data accesses; and externally generated debug events.

Actions such as decoding a software breakpoint instruction (DSTOP), the occurrence of an analysis breakpoint or watchpoint (ASTOP), or the occurrence of a debug host computer event (HSTOP) are referred to as debug events. Debug events cause execution to suspend. Debug events tied to the 30 execution of specific instructions are called breakpoint. Debug events generated by memory references are called

watchpoints. External debug events can also suspend execution. Debug events cause entry into the Debug State.

Figure 5 illustrates the possible operation states in the debugging environment of the preferred embodiment of this invention. These operation states are execute (EXE) 101, debug suspend (DSUSP) 102 and interrupt during debug suspend (IDS) 103.

Execute state 101 corresponds to the ordinary operation of target device 3. In the execute state 101 instructions are executed by the programmable digital processor in normal fashion. There are no outstanding debug suspend conditions. A low logic level applied to the nTRST terminal or a software directive requesting functional run forces the operational state to execute state 101. In execute state 101 the pipeline fetches and executes instructions and process interrupts in a normal way.

The operational state transits from execute state 101 to debug suspend state 102 upon a debug event. The debugging environment of the preferred embodiment of this invention allows the suspension of program execution at points defined by breakpoint, watchpoints, and debug software directives, provided the application is an allowable debug suspending window. In general, debug events are allowed at an instruction boundary, when reset is inactive and no interrupts are active. Program execution suspends at an instruction boundary and the operational state changes to debug suspend state 102. When any debug condition is not met, the operational state remains in execute state 101 and no debug event processing occurs. The debugging environment permits debug event processing in the delayed slots of delayed branch instructions. Debug events occurring outside the debug suspending window create a debug pending condition. This

condition suspends program execution when the application enables debug interrupts by opening the debug suspending window.

In the debug suspend state 102 background instruction
5 execution is inactive. This state permits debug/emulation visibility into the state of target device 3 while background execution is suspended. In debug suspend state 102, the program counter (PC) and status bits are generally preserved at their values prior to the debug event. The PC points to
10 the instruction to be executed next. When execution resumes, the instruction referenced by the PC and those following is fetched for execution. This is facilitated by flushing the front end of the pipeline upon entry into debug suspend state 102 from execute state 101.

15 The operational state may return to execute state 101 by a debug run directive. This may be either an unconditional run directive or a single step run directive. A single step run directive enters execute state 101 long enough to advance the instruction pipeline one stage and then returns to debug
20 suspend state 102.

It is important to note that debug suspend state 102 consumes no CPU bandwidth because no monitor code executes as a result of suspending execution. The debug architecture provides for complete register and memory accessibility
25 without the aid of a monitor program. The user may change the operating mode at any time without restrictions.

Certain interrupts transit the operation state from debug suspend state 102 to interrupt during suspend (IDS) state 103. These interrupts are defined by a separate interrupt mask
30 independent of the normal interrupt mask. Those interrupts defined as high priority interrupts (HPI) or foreground interrupts cause the operation state to enter the interrupt

5 during suspend state 103 from the debug suspend state 102. The debug suspend state 102 enables high priority interrupts independent of the state of the global interrupt enable bit or of software run directives. This enables debugging of background tasks while the target device 3 continues to service a real time application via high priority interrupts.

10 The interrupt pipeline jam for such a high priority interrupt moves the operational state to interrupt during suspend state 103. This jam causes an extra word to be pushed on the stack containing the debug status describing the reason the debug suspend state 102 entry occurred. Interrupt during suspend state 103 differs from the execute state 101 in that the interrupt processing creates a thread, linking the interrupt execution to the debug suspend state 102 as 15 described in above. A digital frame counter (DFC) is incremented upon each high priority interrupt taken. The high priority interrupt sets an interrupt during debug state bit (IDS), which is part of the CPU status. The IDS bit sets after the context save stores the previous value on the stack 20 with the status word. When returning from an interrupt the IDS bit indicates whether to re-enter debug suspend state 102. If the IDS bit is set, the interrupt occurred during a debug suspend state 102 and the operational state should return to the debug suspend state 102. If the IDS bit is not set, the 25 interrupt occurred during the execute state 101 and the operational state should return to execute state 101. Upon returning from the interrupt, the PC and status return to their state before the interrupt unless the interrupt service routine has purposely modified values on the stack. This is 30 required because it is possible for multiple interrupts to occur and be serviced while the device is in debug suspend state 102.

The digital frame counter is decremented upon each return from interrupt. This count permits the debug environment to track the status of the suspended foreground task. For example, a taken high priority interrupt may change the machine state and thus the current machine state would not reflect the suspended background task. However, if the digital frame counter were zero, then the debug environment is assured no interrupts have not temporarily changed the machine state.

The interrupt during suspend state 103 is exited at the end of the interrupt service routine. A normal end of an interrupt involves a return from interrupt instruction (RTI). Upon execution of a return from interrupt instruction, the machine status is popped from the stack. As noted above, the interrupt during debug state bit indicates whether the interrupt occurred during execute state 101 or debug suspend state 102. The operational state return to the former state as indicated by the interrupt during debug state bit. The prior value of the program counter is reloaded to recover the prior machine status. Execution of a return from interrupt instruction also decrements the digital frame counter. Because it is possible to receive a higher priority interrupt while servicing a prior interrupt, more than one interrupt level may be pending. The digital frame counter indicates the current interrupt level. This is useful to debug processing as the machine status may be changed by the multiple interrupts. The debug software can read the digital frame counter and supply a debug level identity to identify currently targeted interrupt level. Execution and register operations target a specific debug level. Memory operations can target a specific debug level or bypass the level comparison. In particular, the status of the background task

suspended on initial entry into debug suspend state 102 can only be reliably determined if the digital frame counter is zero. The maximum number of levels of the digital frame counter corresponds to the size of the interrupt hierarchy.

- 5 This data preserves a path back to the debug suspend state 102 when the application concludes the interrupt service routine with a return from interrupt instruction.

The interrupt during suspend state 103 transits to the execute state 102 upon execution of an abort interrupt 10 (ABORTI) instruction. The abort interrupt instruction would ordinarily be used only on detection of a unrecoverable error in the interrupt service routine. The path back to the debug suspend state is broken upon execution of the abort interrupt instruction. The status of the interrupt during debug state 15 bit and the digital frame counter are ignored in this case. In particular, the interrupt during debug state bit is cleared and the digital frame counter is set to zero. This mechanism enables recovery to the background task when a high priority interrupt service routine has an unrecoverable error.

- 20 Interrupts can be serviced while the debug software views or modifies the CPU state. The debug state shown to the programmer reflects the machine state when there is no interrupt service routine active. The debug software works with on-chip debug support to ensure the high priority 25 interrupts are transparent to a debug session. Likewise this hardware and software combination works to make debug activity transparent to high priority interrupt service routines. Note that program execution can actually be suspended in multiple locations if it is desired to break within a time critical 30 interrupt while still allowing others to be serviced.

Figure 6 illustrates the inputs and outputs of debug frame counter 200. Debug frame counter 200 is reset to zero

by either entry into execute state 101 or occurrence of an ABORTI abort interrupt instruction. Debug frame counter 200 counts up on each taken interrupt. Debug frame counter 200 counts down on each return from interrupt.

5 Figure 7 illustrates in greater detail circuits located on each megamodule concerned with emulation. These include address comparison unit (ACU) 310, data comparison unit (DCU) 320 and the external control unit 330 (ECU). The address comparison unit 310 provides breakpoint, counter, parallel
10 signature analysis and data logging support. The data comparison unit 320 provides breakpoint and parallel support. The external comparison unit 330 controls external inputs to the event functions. Interaction with the programmable digital processor within the megamodule is handled by the
15 memory unit 301. The application and debug software share access to address comparison unit 310, data comparison unit 320 and external comparison unit 330 by access to their registers.

Memory unit 301 provides the ability to read and write
20 memory. For reads, it sources an address (AUXA) as selected by multiplexer 303 and receives either program read data (PD) or memory read data (MD) as selected by multiplexer 315. For writes it sources an address (AUXA) selected by multiplexer 303 and data (AUXD) selected by multiplexer 305.

25 Address comparison unit 310 contains two 32 bit registers AREF and AMSK and one 16 bit register ACNTL. The AREF and AMSK registers are preferably 32 bit data registers that can be addressed as sixteen bit registers in 16 bit architectures. Their function is defined by the ACNTL register described in
30 Table 2. The ACNTL register configures the AREF and AMSK registers in a number of modes, including: DMA reads and writes for data logging, downloads and uploads; event

generation such as breakpoints, watchpoints and nET0 and nET1 triggers; counts for benchmarking, watchdog timing and period counters; parallel signature analysis functions for test; off performing no function and ownership by the application or 5 debug is unchanged; and unclaimed performing no function and either the application or debug can obtain ownership. Address comparison unit 310 is responsive to the bus input selected by multiplexer 311.

The address comparison unit 310 configures for event 10 generation where the AMSK register serves as an address mask register and the AREF register serves as an address reference. The address comparison unit 310 generates a debug suspend request when the ACNTL register ASTOP and AFEN bits are TRUE. The AMSK field defines the address comparison unit 15 310 debug suspend request rudeness level. The ability to generate an event without generating a debug suspend request allows the address comparison unit 310 event to be used as a trigger generator through the ETx pins without altering core execution. This function supports breakpoints, watchpoints, 20 and trigger generation. Table 2 shows the function specific bit mode bit definition of register ACNTL for event generation.

Function	Bit(s)	Description
ASELA[1:0]	08:07	Select Address - Select address for event comparison 00 - Select no address 01 - Select program address 10 - Select memory address 11 - Reserved
AMSKON	06	Mask On - Logically OR the AMSK register contents with the address selection
AREVT	05	Write Event - Generate event on read cycles (watchpoint)
AWEVT	04	Write Event - Generate event on write cycles (watchpoint)
AIEVT	03	Instruction Event - Generate event on instruction cycles, break only if instruction executes (breakpoint)
AEXTQ	02	External Qualifier - When a one, the external qualifier input qualifies ACU event generation at the point the address comparison is made.
AJOIN	01	Join - The event for the ACU is qualified by the DCU event output. Both the ACU and DCU comparisons must be TRUE to declare an ACU event. For cases where an ACU address comparison is joined to a DCU data comparison, the ACU comparison is delayed to align in time with the DCU data comparison.

Table 2

- 10 Specific alignment of address, data, and cycle qualifiers is architecture specific to the particular programmable digital processor. Breakpoint events are processed if and only if the instruction referenced by the breakpoint tag reaches the point in the instruction decode where the instruction would execute
- 15 had the break event not been generated.

The address comparison unit 310 configures for counter functions where the AMSK register serves as a counter and the AREF register either configures an eight bit counter that extends the reach of the AREF counter or serves as compare

value that identifies the reload point for the AMSK counter. The counter configurations are a 40 bit benchmarking counter, a 32 bit period counter (reloadable when count reaches zero), or two sixteen bit reloadable counters. These counter
5 functions support benchmarking, watchdog, period, and external event counting in addition to supporting execution pauses in anticipation of externally generated debug suspend requests. Table 3 shows the function specific bit mode bit definition of register ACNTL for counter functions.

Function	Bit(s)	Description
ACM[1:0]	08:07	<p>Count Mode</p> <p>00 - Pause Period (8 bits)/Period (24 bits) 01 - Period (2-16 bit) 10 - Period (32 bits) 11 - Benchmark (40 bits)</p>
ACEN1[1:0]	06:05	<p>Count Enable</p> <p>00 - Continuous count 01 - Count when DCU event output is TRUE, else no count 10 - Count when nET0 is TRUE, else no count 11 - Count when nET1 is TRUE, else no count</p>
ACENO[1:0]	04:03	<p>Count Enable</p> <p>00 - Continuous count 01 - Count when DCU event output is TRUE, else no count 10 - Count when the nET0 is TRUE, else no count 11 - Count when the nET1 is TRUE, else no count</p>
5 ARL[1:0]	02:01	<p>Count Reload</p> <p>00 - No reload, roll over at zero 01 - Reload at zero and count 10 - No reload, generate debug suspend at zero, stay at zero 11 - Wait at zero for external start, Count up to reload, reload to zero, wait for external start</p> <p>Reload occurs when the count value equals the reference value and a count condition occurs.</p>
AFREE	00	<p>Free</p> <p>0 - count free of the CPU execution state 1 - if debug enable bit is FALSE, count if debug enable bit is TRUE, don't count</p>

Table 3

The address comparison unit 310 configures for parallel signature analysis functions where the AMSK and AREF registers serve a parallel signature analysis generator. Either the program address or memory address can be configured as the parallel signature analysis input. The parallel signature analysis calculation begins when the parallel signature analysis function is enabled and terminates when the address comparison unit 310 function is specified as OFF or the function is changed. Table 4 shows the function specific bit definition of register ACNTL for counter functions.

Function	Bit(s)	Description
ASELA[1:0]	08:07	Select Address - Select address for event comparison 00 - Select no address 01 - Select program address 10 - Select memory address 11 - Reserved
Reserved	06	Reserved
Don't Care	05:00	These bits are a don't care for the parallel signature analysis function

15

Table 4

The address comparison unit 310 configures to an off mode where either the debug software or application retains ownership but the address comparison unit 310 block is off. In this off configuration, the current owner retains ownership. For the unclaimed mode, neither the debug software or application retains ownership and the address comparison unit 310 block is off.

The data comparison unit 310 contains two 32 bit registers DREF and DMSK and one 16 bit register DCNTL. The DREF and DMSK registers are merely 32 bit data registers that can be addressed as sixteen bit registers in 16 bit architectures. Their function is defined by the DCNTL

register described in Table 5. This DCNTL register configures the DREF and DMSK registers in a number of modes, including: event generation such as breakpoints, watchpoints and nET0 and nET1 triggers; parallel signature analysis functions for test;

5 reloadable period counts; off performing no function and ownership by the application or debug is unchanged; and unclaimed performing no function and either the application or debug can obtain ownership. Data comparison unit 320 is responsive to the bus input selected by multiplexer 321.

10 The data comparison unit 310 configures for event generation where the DMSK register serves as a mask register and the a DREF register serves as a comparison reference. The data comparison unit 310 generates a debug suspend request when the DCNTL register DSTOP and DFEN bits are TRUE. The

15 DMSK field defines the data comparison unit 310 debug suspend request rudeness level. Generation of an event without generating a debug suspend request allows the data comparison unit 310 event to be used as a trigger generator through the nET0 and nET1 pins without altering core execution. This

20 function supports break and watchpoints, execution pause, and event counting.

The data comparison unit 310 event generation works in tandem with the address comparison unit 310 event generation to provide address and data breakpoints. This feature
25 requires that the two units be joined. The address comparison unit 310 event detects the address match while the data comparison unit 310 detects the read data or write data match associated with an access. The address comparison unit 310 address comparison is delayed to align with the data
30 comparison unit 310 event processing.

The data comparison unit 310 provides a unique ability to compare up to 32 user supplied inputs to a reference. The

user inputs supplied to the megamodule Core can be parallel signature analyzed or used as events. The selection of the data comparison unit 310 parallel signature analysis mode is made available to the logic outside the CPU megamodule. Table 5 shows the function specific bit mode bit definition for data comparison unit 310 event generation.

Function	Bit(s)	Description
DMSK[1:0]	10:09	Debug suspend Request Mask - Generate one of four debug suspend requests provided the DSTOP field specifies a debug suspend request. 00 - debug enable bit and not high priority interrupt 01 - not high priority interrupt 10 - debug enable bit 11 - any, debug enable bit and high priority interrupt are don't cares
DSEL[2:0]	08:06	Select Comparison Input - Select program address for event comparison 000 - Program Address 001 - Memory Address 010 - Program Read Data 011 - Memory Read Data 100 - Program Write Data 101 - Memory Write Data 110 - External parallel signature analysis inputs 111 - Reserved, no selection
DREVT	05	Read Event - Generate event on read cycles (watchpoint)
DWEVT	04	Write Event - Generate event on write cycles (watchpoint)
DIEVT	03	Instruction Event - Generate event on instruction cycles, break only if instruction is executes (breakpoint)
DEXTQ	02	External Qualifier - When a one, the external qualifier input qualifies DCU event generation at the time of the comparison.
DJOIN	01	Join - The event for the DCU is qualified by the ACU pre event output, both must be true to declare event
DSTOP	00	Debug suspend 0 - qualify the event generation but generate no debug suspend action 1 - generate a debug suspend request defined by DMSK[1:0]

The data comparison unit 310 counter function, when implemented, are identical to those for the address comparison unit 310. Please refer to Table 3 for a description of counter modes. The input from the address comparison unit 310
5 is named DAEVT instead of ADEVT.

The data comparison unit 310 configures for a parallel signature analysis functions where the DMSK and DREF registers serve a parallel signature analysis generator. The data comparison unit 310 parallel signature analysis function
10 provides for the selection of any of the six sources shown in Table 6 as the parallel signature analysis input. The parallel signature analysis calculation begins when the parallel signature analysis function is enabled and terminates
15 when the data comparison unit 310 function is specified as OFF. Changing the function to another function has undetermined results. Table 6 shows the function specific bit mode bit definition for parallel signature analysis functions.

Function	Bit(s)	Description
Don't Care	10:09	These bits are a don't care for the parallel signature analysis function.
DSEL[2:0]	08:06	Select Comparison Input - Select program address for event comparison 000 - Program Address 001 - Memory Address 010 - Program Read Data 011 - Memory Read Data 100 - Program Write Data 101 - Memory Write Data 110 - External parallel signature analysis inputs 111 - Reserved, no selection
Don't Care	05:00	These bits are a don't care for the parallel signature analysis function

Table 6

The data comparison unit 310 configures in off and unclaimed modes identical to that of the address comparison unit 310.

The external control register 330 includes a register 5 ECNTL that manages external events that can generate debug suspend requests. The ECNTL register manages emulation and test pin zero and one inputs as well as external input used by the logic for external hardware triggering. Refer to Table 7 for a description of this function.

Function	Bit(s)	Description
EDBG0	15	External Debug Ownership 0 - if any of bits 14-11 are 1, the application owns 1 - if any of bits 14-11 are 1, debug owns If neither of these two conditions are true, the function is unclaimed
EFEN	14	External Function Enable 0 - external event function is disabled this function cannot generate debug suspend events 1 - external event function is enabled and function can generate debug suspend events
ET1EN	13	ET1 Input Enable 0 - nET1 ignored 1 - if EFEN is 1, synchronized nET1 input can generate debug suspend
ETOEN	12	ET0 Input Enable 0 - nET0 ignored 1 - if EFEN is 1, synchronized nET0 input can generate debug suspend
EXTEN	11	External Input Enable 0 - external event ignored 1 - if EFEN is 1, synchronized external event can generate debug suspend
EMSK[1:0]	10:09	Debug suspend Request Mask - Generate one of four debug suspend requests provided EFEN true 00 - debug enable bit and not high priority interrupt 01 - not high priority interrupt 10 - debug enable bit 11 - any, debug enable bit and high priority interrupt are don't cares

Table 7

The application and debug software share registers controlling external trigger event inputs, breakpoints and watchpoints, data logging, parallel signature analysis, and count functions. The application and debug software can not

simultaneously own these resources but establish ownership and release ownership through memory mapped control registers continuously visible to both the application and debug software. The debug software has the ability to seize any 5 resource if necessary, or negotiate with the application through software sequences.

Each emulation peripheral including address comparison unit 310, data comparison unit 320 and external comparison unit 330 includes a further function to aid in debugging. 10 Upon triggering a debug suspend state, each emulation peripheral stores the current state of the debug frame counter. For initial entry into debug suspend state 102, the debug frame count will be zero. However, in debug suspend state 102 foreground interrupts may be serviced by transiting 15 to interrupt during suspend state 103. It is possible that while performing the corresponding interrupt service routine that another debug event could occur. This would trigger a return to the debug suspend state 102. Recall that the debug frame count increments upon each debug event and decrements 20 upon each completed interrupt service routine exited via a return from interrupt instruction. By storing the current status of the debug frame counter in a debug frame register, later debug software can sort out the interrupt path in any particular instance.

It is desirable to limit each emulation peripheral to a single debug event before being cleared. If an emulation peripheral has already triggered a debug event and holds a non-zero debug frame count in its debug frame register, this it is not permitted to generate another debug event. This limitation restricts the complexity of the debug event unrolling, generally permitting an easy determination of the instruction path in any particular instance.

WHAT IS CLAIMED IS:

1 1. A method of in circuit emulation of an integrated
2 circuit including a digital data processor capable of
3 executing program instructions, comprising the steps of:
4 detecting a first debug event during normal program
5 execution;
6 upon detection of the first debug event suspending
7 program execution except for at least one type interrupt
8 service routine executed in response to a corresponding
9 interrupt;
10 incrementing a debug frame counter upon each interrupt;
11 decrementing the debug frame counter upon each return
12 from interrupt; and
13 detecting at least one second debug event during an
14 interrupt service routine;
15 upon detection of the second debug event suspending
16 program execution of the interrupt service routine while
17 permitting execution of other interrupt service routines in
18 response to corresponding interrupts; and
19 storing the count of said debug frame counter upon each
20 second debug event.


1 2. The method of claim 1, wherein said integrated
2 circuit includes a plurality of debug event detectors, and
3 wherein:
4 said step of detecting a first debug event occurs at a
5 first one of the plurality of debug event detectors;
6 said step of detecting a second debug event occurs at a
7 second one of the plurality of debug event detectors; and

8 said step of storing the count of said debug frame
9 counter occurs at said second one of the plurality of debug
10 event detectors.

1 3. The method of claim 2, further comprising:
2 determining an order of interrupts triggering second
3 debug events by reading said stored count of said debug frame
4 counter from each of said debug event detectors.

ABSTRACT

1 In-circuit-emulation of an integrated circuit including
2 a digital data processor capable of executing program
3 instructions. A first debug event is detected during normal
4 program execution. This causes the in-circuit-emulation to
5 suspend program execution except for real time interrupts. A
6 debug frame counter increments on each interrupt and decrements
7 on each return from interrupt. If a debug event is detected
8 during an interrupt service routine, that interrupt service
9 routine is suspended and the count of the debug frame counter
10 is stored. Execution of other interrupt service routines in
11 response to corresponding interrupts is still permitted. The
12 integrated circuit includes plural debug event detectors and
13 the debug frame count is stored at the detector detecting a
14 debug event during an interrupt service routine. This permits
15 a determination of the order of interrupts triggering debug
16 events by reading the stored debug frame count from each debug
17 event detector.



TMS	1	2	nTRST
TDI	3	4	GND
PD(Vdd)	5	6	NO PIN (KEY)
TDO	7	5	GND
TCK	9	10	GND
TCKO	11	12	GND
nETO	13	14	nET1

FIG. 2 (PRIOR ART)




FIG. 3




FIG. 4




FIG. 5




FIG. 6





FIG. 7

PAGE 1 OF 1

**APPLICATION FOR UNITED STATES PATENT
DECLARATION AND POWER OF ATTORNEY**

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification of Application Serial No. 60/120,810, filed 02/19/99; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America; and that I acknowledge my duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56;

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

TITLE OF INVENTION:		
Emulation System with Peripherals Recording Emulation Frame When Stop Generated		
POWER OF ATTORNEY: I HEREBY APPOINT THE FOLLOWING ATTORNEYS TO PROSECUTE THIS APPLICATION AND TRANSACT ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH		
Richard L. Donaldson, #25,673; Jay M. Cantor, #19,906; C. Alan McClure, #31,041; William B. Kempler, #28,228; Robert D. Marshall, #28,527; Gerald E. Laws, 39,268; James F. Hollander, #27,802; Robby Holland, #33,304; Rebecca Mapstone-Lake, #36,208.		
SEND CORRESPONDENCE TO:		DIRECT TELEPHONE CALLS TO:
Robert D. Marshall, Jr. Texas Instruments Incorporated P.O. Box 655474, MS 3999 Dallas, TX 75265		Robert D. Marshall, Jr. (972) 917-5290
NAME OF INVENTOR: (1)	NAME OF INVENTOR: (2)	NAME OF INVENTOR: (3)
Gary L. Swoboda	N/A	N/A
RESIDENCE & POST OFFICE ADDRESS:	RESIDENCE & POST OFFICE ADDRESS:	RESIDENCE & POST OFFICE ADDRESS:
4435 Balboa Drive Sugarland, Texas 77479-2130		
COUNTRY OF CITIZENSHIP:	COUNTRY OF CITIZENSHIP:	COUNTRY OF CITIZENSHIP:
United States		
SIGNATURE OF INVENTOR:	SIGNATURE OF INVENTOR:	SIGNATURE OF INVENTOR:
		
DATE: X .9/25/99	DATE:	DATE: